Glossary of Terms and Abbreviations

The glossary contains an alphabetical list of terms, phrases, and abbreviations used in this book.

Architecture. A detailed specification of requirements for a processor or computer system. It does not specify details of how the processor or computer system must be implemented; instead it provides a template for a family of compatible <i>implementations</i> .
Auto vector. A method of determining the starting address of the service routine by fetching the value from a lookup table internal to the processor instead of requesting the value from the system.
Branch folding . The replacement with target instructions of a branch instruction and any instructions along the not-taken path when a branch is either taken or predicted as taken.
Branch prediction . The process of guessing whether a branch will be taken. Such predictions can be correct or incorrect; the term 'predicted' as it is used here does not imply that the prediction is correct (successful).
Branch resolution . The determination of whether a branch is taken or not taken. A branch is said to be resolved when the processor can determine which instruction path to take. If the branch is resolved as predicted, the instructions following the predicted branch that may have been speculatively executed can complete (see completion). If the branch is not resolved as predicted, instructions on the mispredicted path, and any results of speculative execution, are purged from the pipeline and fetching continues from the nonpredicted path.
Burst. A multiple-beat data transfer.
Cache. High-speed memory containing recently accessed data and/or instructions (subset of main memory).

Glossary-1

- **Cache coherency**. An attribute wherein an accurate and common view of memory is provided to all devices that share the same memory system. Caches are coherent if a processor performing a read from its cache is supplied with data corresponding to the most recent value written to memory or to another processor's cache.
- **Cache flush**. An operation that removes from a cache any data from a specified address range. This operation ensures that any modified data within the specified address range is written back to main memory.
- **Cache line**. The smallest unit of consecutive data or instructions that is stored in a cache. For ColdFire processors a line consists of 16 bytes.
- **Caching-inhibited**. A memory update policy in which the *cache* is bypassed and the load or store is performed to or from main memory.
- **Cast outs**. *Cache lines* that must be written to memory when a cache miss causes a *cache line* to be replaced.

Clear. To cause a bit or bit field to register a value of zero. See also Set.

Copyback. An operation in which modified data in a *cache line* is copied back to memory.

Ε

Effective address (EA). The 32- or 64-bit address specified for a load, store, or an instruction fetch. This address is then submitted to the MMU for translation to either a *physical memory* address or an I/O address.

- **Exception**. A condition encountered by the processor that requires special, supervisor-level processing.
- **Exception handler**. A software routine that executes when an exception is taken. Normally, the exception handler corrects the condition that caused the exception, or performs some other meaningful task (that may include aborting the program that caused the exception). The address for each exception handler is identified by an exception vector defined by the ColdFire architecture.
- F
- **Fetch**. The act of retrieving instructions from either the cache or main memory and making them available to the instruction unit.
- **Flush**. An operation that causes a modified cache line to be invalidated and the data to be written to memory.

Glossary-2

(M) MOTOROLA

- Harvard architecture. An architectural model featuring separate caches for instruction and data.
- **IEEE 754.** A standard written by the Institute of Electrical and Electronics Engineers that defines operations and representations of binary floating-point numbers.
- **Illegal instructions**. A class of instructions that are not implemented for a particular processor. These include instructions not defined by the ColdFire architecture.
- **Implementation**. A particular processor that conforms to the ColdFire architecture, but may differ from other architecture-compliant implementations for example in design, feature set, and implementation of *optional* features. The ColdFire architecture has many different implementations.
- **Imprecise mode.** A memory access mode that allows write accesses to a specified memory region to occur out of order.
- **Instruction queue**. A holding place for instructions fetched from the current instruction stream.
- **Instruction latency**. The total number of clock cycles necessary to execute an instruction and make the results of that instruction available.
- **Interrupt**. An *asynchronous exception*. On ColdFire processors, interrupts are a special case of exceptions. See also asynchronous exception.
- **Invalid state**. State of a cache entry that does not currently contain a valid copy of a cache line from memory.
- Kill. An operation that causes a *cache line* to be invalidated.
- **Least-significant bit (lsb)**. The bit of least value in an address, register, data element, or instruction encoding.
- Least-significant byte (LSB). The byte of least value in an address, register, data element, or instruction encoding.
- Master. A device able to initiate data transfers on a bus. Bus mastering refers to a feature supported by some bus architectures that allow a controller connected to the bus to communicate directly with other devices on the bus without going through the CPU.

(H) MOTOROLA	Glossary of Terms and Abbreviations
0	PRELIMINARY—SUBJECT TO CHANGE WITHOUT NOTICE

ц І

Κ

I.

Μ

Memory coherency.	An aspect	of caching	in which	it is ensured	d that an
accurate view	of memory	is provided	l to all dev	rices that shar	re system
memory.					

- **Memory consistency**. Refers to agreement of levels of memory with respect to a single processor and system memory (for example, on-chip cache, secondary cache, and system memory).
- **Modified state**. Cache state in which only one caching device has the valid data for that address.
- Most-significant bit (msb). The highest-order bit in an address, registers, data element, or instruction encoding.
- Most-significant byte (MSB). The highest-order byte in an address, registers, data element, or instruction encoding.
- **Nop.** No-operation. A single-cycle operation that does not affect registers or generate bus activity.
- **Optional**. A feature, such as an instruction, a register, or an exception, that is defined by the ColdFire architecture but not required to be implemented.
 - **Overflow**. An condition that occurs during arithmetic operations when the result cannot be stored accurately in the destination register(s). For example, if two 16-bit numbers are multiplied, the result may not be representable in 16 bits.
 - **Physical memory**. The actual memory that can be accessed through the system's memory bus.
 - **Pipelining**. A technique that breaks operations, such as instruction processing or bus transactions, into smaller distinct stages or tenures (respectively) so that a subsequent operation can begin before the previous one completes.
 - **Precise mode.** A memory access mode that ensures that all write accesses to a specified memory region occur in order.
 - **Set** (v) To write a nonzero value to a bit or bit field; the opposite of *clear*. The term 'set' may also be used to generally describe the updating of a bit or bit field.

S

Ν

0

Ρ

- **Set** (*n*). A subdivision of a *cache*. Cacheable data can be stored in a given location in any one of the sets, typically corresponding to its lower-order address bits. Because several memory locations can map to the same location, cached data is typically placed in the set whose *cache line* corresponding to that address was used least recently. *See* Set-associative.
- **Set-associativity**. Aspect of cache organization in which the cache space is divided into sections, called *sets*. The cache controller associates a particular main memory address with the contents of a particular set, or region, within the cache.
- **Slave**. The device addressed by a master device. The slave is identified in the address tenure and is responsible for supplying or latching the requested data for the master during the data tenure.
- **Static branch prediction**. Mechanism by which software (for example, compilers) can hint to the machine hardware about the direction a branch is likely to take.
- **Superscalar machine**. A machine that can issue multiple instructions concurrently from a conventional linear instruction stream.
- **Supervisor mode**. The privileged operation state of a processor. In supervisor mode, software, typically the operating system, can access all control registers and can access the supervisor memory space, among other privileged operations.

System memory. The physical memory available to a processor.

- **Tenure**. A tenure consists of three phases: arbitration, transfer, termination. There can be separate address bus tenures and data bus tenures.
- **Throughput**. The measure of the number of instructions that are processed per clock cycle.
- **Transfer termination**. The successful or unsuccessful conclusion of a data transfer.

Underflow. A condition that occurs during arithmetic operations when the result cannot be represented accurately in the destination register.

User mode. The operating state of a processor used typically by application software. In user mode, software can access only certain control registers and can access only user memory space. No privileged operations can be performed.

MOTOROLA	Glossary of Terms and Abbreviations
0	PRELIMINARY—SUBJECT TO CHANGE WITHOUT NOTICE

Т

U

Glossary-5

Word. A 16-bit data element.

- **Write-back**. A cache memory update policy in which processor write cycles are directly written only to the cache. External memory is updated only indirectly, for example, when a modified cache line is *cast out* to make room for newer data.
- Write-through. A cache memory update policy in which all processor write cycles are written to both the cache and memory.

Glossary-6